

Optimization via K-Maps to 2-level forms

- Readings: 2.11-2.12.2, 2.14
- Sum of Products form: the OR of several AND gates, inversions over only inputs
 - $F = \bar{X} + Y\bar{Z} + XYZ$
- ~~Circuit diagram & inversions:~~

On Sets and Off Sets

X	Y	Z	H
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

❖ On Set is the set of input patterns where the function is TRUE

$$\{\bar{x}\bar{y}z, \bar{x}yz, x\bar{y}z, x\bar{y}\bar{z}\}$$

❖ Off Set is the set of input patterns where the function is FALSE

Two-Level Simplification

Key Tool: The Uniting Theorem — $A(\bar{B} + B) = A$

A	B	F
0	0	0
0	1	0
1	0	1
1	1	1

$$F = A\bar{B} + AB = A(\bar{B} + B) = A$$

B's values change within the on-set rows

B is eliminated, A remains

A's values don't change within the on-set rows

A	B	G
0	0	1
0	1	0
1	0	1
1	1	0

$$G = \bar{A}\bar{B} + A\bar{B} = (\bar{A} + A)\bar{B} = \bar{B}$$

B's values stay the same within the on-set rows

A is eliminated, B remains

A's values change within the on-set rows

Essence of Simplification:



find two element subsets of the ON-set where only one variable changes its value. This single varying variable *can be eliminated!*

Karnaugh Maps

Karnaugh Map Method


K-map is an alternative method of representing the truth table that helps visualize adjacencies in up to 4 dimensions

Beyond that, computer-based methods are needed




Truth Tables to K-Maps


AB	F
00	0
01	0
10	1
11	0



ABC	G
000	0
001	1
010	1
011	1
100	1
101	0
110	0
111	0



ABC D	H
0000	0
0001	0
0010	0
0011	1
0100	1
0101	0
0110	1
0111	0
1000	1
1001	1
1010	1
1011	1
1100	1
1101	0
1110	0
1111	0




K-Map Simplification


CIRCLES HAVE POWER OF 2
LENGTH OR WIDTH 1x1, 1x2, 2x1,
1x4, 2x2, 4x1, 4x4

ALL 1s NEED TO BE IN A 
BIGGER CIRCLES ARE BETTER


K-Map Method Examples




$$F = A$$



$$G = \bar{B}$$



$$Cout = A\bar{B} + AC + BC$$



$$F(A,B,C) = A$$

K-Map Simplification (cont.)

PRACTICE PROBLEM

More K-Map Method Examples, 3 Variables

AB C		A			
		1	0	0	1
C		0	0	1	1
	B				

$$F(A,B,C) = \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + ABC$$

$$F = \bar{B}\bar{C} + AC$$

In the K-map, adjacency wraps from left to right and from top to bottom

AB C		A			
		0	1	1	0
C		1	1	0	0
	B				

\bar{F} simply replace 1's with 0's and vice versa


$$\bar{F}(A,B,C) = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C + ABC\bar{C}$$

$$\bar{F} = \bar{A}C + B\bar{C}$$

4-Variable K-Map

K-map Method Examples: 4 variables

$$F = \overline{A}D + BD + \overline{B}C + \overline{A}BD$$



CIRCLES CAN WRAP
AROUND EDGES + CORNERS

$$F = D + \overline{B}C$$


K-Map Example

PRACTICE
PROBLEM


$$F = (A \text{ xor } C) * D + A\bar{C}\bar{D} + \bar{A}BC\bar{D}$$

$$F = A\bar{C} + \bar{A}CD + \bar{A}BC$$

K-Map Example with Multiple Solutions



Design Example: 2-bit Adder



A	B	C	D	X	Y	Z
0	0	0	0	0	0	0
		0	1	0	0	1
		1	0	0	1	0
		1	1	0	1	1
0	1	0	0	0	0	1
		0	1	0	1	0
		1	0	0	1	1
		1	1	1	0	0
1	0	0	0	0	1	0
		0	1	0	1	1
		1	0	1	0	0
		1	1	1	0	1
1	1	0	0	0	1	1
		0	1	1	0	0
		1	0	1	0	1
		1	1	1	1	0

**Block Diagram
and
Truth Table**

K-MAP
SIZE

OF K-MAPS

Design Example (cont.)

PRACTICE PROBLEM

	AB		A		
CD					
	0	0	0	0	
	0	0	1	0	D
C	0	1	1	1	
	0	0	1	1	
			B		

K-map for X

	AB		A		
CD					
	0	0	1	1	
	0	1	0	1	D
C	1	0	1	0	
	1	1	0	0	
			B		

K-map for Y

	AB		A		
CD					
	0	1	1	0	
	1	0	0	1	D
C	1	0	0	1	
	0	1	1	0	
			B		

K-map for Z

X =

Z =

Y =

Don't Cares

PRACTICE PROBLEM

Don't Cares can be treated as 1's or 0's if it is advantageous to do so

	AB		A		
CD					
	0	0	X	0	
	1	1	X	1	D
	1	1	0	0	
C	0	X	0	0	
	B				

If all X=0, then

$$F = \bar{A}D + \bar{B}\bar{C}D$$

	AB		A		
CD					
	0	0	X	0	
	1	1	X	1	D
	1	1	0	0	
C	0	X	0	0	
	B				

If all X=1, then

$$F = \bar{C}D + \bar{A}D + A\bar{B}\bar{C} + \bar{A}BC$$

	AB		A		
CD					
	0	0	X	0	
	1	1	X	1	D
	1	1	0	0	
C	0	X	0	0	
	B				

Using Don't Cares, then

$$F = \bar{A}D + \bar{C}D$$

Design Example: Rock-Paper-Scissors

- ❖ Rock (00), Paper (01), Scissors (10) for two players.
- ❖ Output: Winner = Winner's ID (0/1)
Tie = 1 if Tie, 0 if not

Handwritten truth table for Rock-Paper-Scissors:

		P0		P1	
		00	01	00	01
P0	00	00	01	01	00
	01	01	00	00	01
P1	00	01	00	00	01
	01	00	01	01	00


		P0		P1	
		00	01	00	01
P0	00	00	01	01	00
	01	01	00	00	01
P1	00	01	00	00	01
	01	00	01	01	00

		P0		P1	
		00	01	00	01
P0	00	00	01	01	00
	01	01	00	00	01
P1	00	01	00	00	01
	01	00	01	01	00

Handwritten annotations:


- Blue circles with 'X' around the diagonal cells (00,00), (01,01), (00,00), (01,01) in the truth tables, labeled "TIE".
- Blue circles with 'X' around the off-diagonal cells (00,01), (01,00), (01,00), (00,01) in the truth tables, labeled "WIN".
- Blue text "OUTPUT DON'T CARE" with arrows pointing to the top-right and bottom-right cells of the truth tables.
- Blue text "INPUT DON'T CARE" with arrows pointing to the top-right and bottom-right cells of the truth tables.

Rock, Paper, Scissors (cont.)



$$WIN = AD + \bar{B}C + \bar{B}\bar{C}$$


PRACTICE
PROBLEM



$$TIE = BD + AC + \bar{A}\bar{B}\bar{C}\bar{D}$$


Case Study: Seven Segment Display

■ Chip to drive digital display




B3	B2	B1	B0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0

Case Study (cont.)



B3	B2	B1	B0	Val	L0	L1	L2	L3	L4	L5	L6
0	0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	1	0	1	1	0	0	0	0
0	0	1	0	2	1	1	0	1	1	0	1
0	0	1	1	3	1	1	1	1	0	0	1
0	1	0	0	4	0	1	1	0	0	1	1
0	1	0	1	5	1	0	1	1	0	1	1
0	1	1	0	6	1	0	1	1	1	1	1
0	1	1	1	7	1	1	1	0	0	0	0
1	0	0	0	8	1	1	1	1	1	1	1
1	0	0	1	9	1	1	1	1	0	1	1



Case Study (cont.)

■ Implement L5:

B3	B2	B1	B0	L5
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1

7-seg display in Verilog

■ Verilog RTL: just describe what you want

```
module seg7 (bcd, leds);
  input      [3:0] bcd;
  output reg [6:0] leds;

  always @(*)
    case (bcd)
      // 3210          6543210
      4'b0000: leds = 7'b0111111;
      4'b0001: leds = 7'b0000110;
      4'b0010: leds = 7'b1011011;
      4'b0011: leds = 7'b1001111;
      4'b0100: leds = 7'b1100110;
      4'b0101: leds = 7'b1101101;
      4'b0110: leds = 7'b1111101;
      4'b0111: leds = 7'b0000111;
      4'b1000: leds = 7'b1111111;
      4'b1001: leds = 7'b1101111;
      default: leds = 7'bX;
    endcase
endmodule
```

Review: Circuit Implementation Techniques

- Truth Tables - Case-by-case circuit description
- Boolean Algebra - Math form for optimization
- K-Maps - Simplification technique
- Circuit Diagrams - TTL Implementations
- Verilog – Simulation & Mapping to FPGAs